[1]
N. Najeeb Qaqos, “Efficient Hardware Implementation of the Pipelined DES Encryption Algorithm Using FPGA”, AREJ, vol. 22, no. 5, pp. 212–223, Dec. 2014.