Digital Hardware Implementation of Artificial Neurons Models Using FPGA

Section: Article
Published
Apr 28, 2009
Pages
12-24

Abstract

AbstractThis paper present the digital implementation of multiply-accumulate (MAC) circuit of artificial neuron using FPGA (Field Programmable Gate Array) including three types of nonlinear activation functions: hardlims, satlins and tansig. A VHDL hardware description Language codes are used to implement the neuron using XC3S500E-FG320 Xilinx FPGA device. The simulation results obtained with Xilinx Foundation 8.2i software are presented. The results are analyzed in terms of usage percentage of chip resources and maximum working frequency.Keyword:- Artificial Nouron , FPGA , Neural Network

Download this PDF file

Statistics

How to Cite

[1]
ad Ahmed Al-Kazzaz and R. Ahmed Khalil, “Digital Hardware Implementation of Artificial Neurons Models Using FPGA”, AREJ, vol. 17, no. 2, pp. 12–24, Apr. 2009.